

## 2019 IWLPC Program

### Tuesday, October 22

7:30 AM	REGISTRATION OPENS		
8:45 AM	OPENING COMMENTS/AWARDS Chris Scanlan JCET		
9:00 AM	KEYNOTE: The OSAT's Dilemma and the Future Presenter: Choon Heung Lee, Ph.D., CTO, JCET		
10:00 AM	BREAK IN THE EXHIBIT HALL		
	WLP Track (Oak)	3D Track (Pine)	Advanced Manufacturing Track (Cedar)
	Session 1: Advanced Wafer-Level Packaging Technology	Session 2: Design	Session 3: Process Materials
10:30 AM	<b>Highly Integrated SIP for Mobile Devices</b> JungHwa Kim, P.Eng., Samsung Electronics	<b>System Co-Design Inclusive of Connectivity for 3DIC and Wafer-Level Packaging</b> Narayanan TV, Ph.D., Cadence Design Systems	<b>The Growing Application Field of Laser Debonding: From Advanced Packaging to Future Nanoelectronics</b> Alain Phommahaxay, Ph.D., imec
11:00 AM	<b>Semiconductor-on-Polymer, the Evolution of Thin IC Packaging</b> Douglas Hackler, American Semiconductor	<b>Shift-Left Verification in HDAP Design</b> Christopher Cone, Mentor, A Siemens Business	<b>Advanced Low-Loss and High-Density Photosensitive Dielectric Material for RF/Millimeter-Wave Applications</b> Hirokazu Ito, JSR Corporation
11:30 AM	<b>Process Development of Flip-Chip for Different Bump Composition Bonding</b> Samuel Massa, MS, Northrop Grumman	<b>Leveraging the Best of Package and IC Design for System Enablement</b> Bill Acto, Cadence Design Systems	<b>Glass Solutions for Wafer-Level Packaging</b> Aric Shorey, Mosaic Microsystems
12:00 PM	<b>High Density Flex and Thin Chip Embedding Technology for Polymeric Interposer and Sensor Packaging Applications</b> Kai Zoschke, Fraunhofer IZM	<b>Advanced RF Packaging Technology Trends, from WLP to 3D Integration Toward 5G and mmWave Application</b> Stéphane Elisabeth, Ph.D., System Plus Consulting	<b>Advanced Black Resist Processing and Optimized Lithographic Patterning for Novel Photonic Devices</b> Bozena Matuskova, M.Eng., EV Group
12:30 PM	LUNCH		
	WLP Track	3D Track	Advanced Manufacturing Track
	Session 4: Reliability and Metrology	Session 5: Characterization and Test	Session 6: Process Equipment
2:00 PM	<b>Reliability and Performance of Wafer Level Fan Out Package for Automotive Radar</b> Walter Hartner, Ph.D., Infineon Technologies	<b>Thermomechanical Characterization of Polymer Thin Films. Application for the Conception and the Manufacturing of a 3D Interposer</b> Lionel Vignoud, Ph.D., Université Grenoble Alpes, CEA-Leti	<b>Fan Out Panel Lithography Solutions to Overcome Die Placement Error, Predict Yield, Increase Throughput and Reduced Cost</b> Keith Best, Rudolph Technologies
2:30 PM	<b>System for Measuring Three-Dimensional Micro-Structure Based on Phase Shifting Fringe Projection</b> Chia-Hung Cho, P.Eng., Industrial Technology Research Institute	<b>Non-Destructive 3D Characterization of Smartwatch with Embedded Fan-Out Packaging</b> Thomas Gregorich, ZEISS PCS	<b>An Overview About the Excimer Laser Ablation of Different Polymers and Their Application for Wafer and Panel Level Packaging</b> Robert Gernhardt, Fraunhofer IZM
3:00 PM	<b>Ultra-Low Warpage and Excellent Filling Ability Liquid MUF for Advanced Fan-Out Wafer Level Package</b> Yohei Nishimura, Panasonic Corporation	<b>Application of Acoustic Metrology for In-line Microbump Process Monitoring in Advanced Packaging</b> Priya Mukundhan, Ph.D., Rudolph Technologies	<b>The Merits of Inkjet Printing for Semiconductor Applications</b> Luca Gautero, Ph.D., Meyer Berger
3:30 PM	BREAK IN THE EXHIBIT HALL		
4:00 PM	PANEL DISCUSSION: Large Organic Panels: How Can We Achieve 2µm L/5T Moderators: Jan Vardaman, President & Founder, TechSearch International, Inc.; Tanja Braun, Ph.D., Fraunhofer IZM Panelists: John Hunt, ASE; Tim Olson, Deca Technologies; Keith Best, Rudolph Technologies		
5:00 PM-6:00 PM	NETWORKING RECEPTION		

### Wednesday, October 23

7:00 AM	REGISTRATION OPENS		
8:00 AM	OPENING COMMENTS Chris Scanlan JCET Group		
8:15 AM	BREAKFAST KEYNOTE: Slowdown: When Did it Start ... What Drove it ... When Will the Recovery Come Presenter: G. Dan Hutcheson, CEO, VLSIresearch		
9:15 AM	BREAK		
	WLP Track (Oak)	3D Track (Pine)	Advanced Manufacturing Track (Cedar)
	Session 7: Fan Out Wafer-Level Packaging (FO-WLP)	Session 8: Wafer Bonding	Session 9: Wafer & Panel Test/Metrology 1
9:30 AM	<b>Panel Level Packaging for Component Integration of an Energy Harvesting System</b> Tanja Braun, Ph.D., Fraunhofer IZM	<b>Novel Temporary Bonding and Debonding Solutions Enabling an Ultra-High Interconnect Density FO-WLP Structure Assembly with Quasi-Zero Die Shift</b> Armita Podpod, imec	<b>Evaluation and Verification of a Spring Probe Card Solution for 5G WLSCP Applications</b> Krzysztof Dabrowiecki, MSc, Feinmetall GmbH
10:00 AM	<b>Advanced Fan Out Wafer-Level Package Development for Small Form Factor and High Performance MCU Applications</b> Gaurav Sharma, Ph.D., NXP Semiconductor	<b>Chip to Wafer Hybrid Bonding with Cu Interconnect: Manufacturability and High Volume Process Compatibility Study</b> Guilian Gao, Ph.D., Xperi	<b>Wave Front Phase Imaging of Wafer Warpage Using High Pass Filtering for Improved Resolution</b> Jan Gaudestad, Wootpix
10:30 AM	<b>Latest Technology of Epoxy Molding Compound (EMC) for FO-WLP</b> Hironori Kurauchi, Sumitomo Bakelite Co., Ltd.	<b>Recent Developments in Fine-Pitch Wafer-to-Wafer Hybrid Bonding with Copper Interconnect</b> Jeremy Theil, Ph.D., MS, Xperi	<b>Recent Breakthrough in Tight Pitch Laser Microdrilling for MEMS Guideplates</b> Alan Ferguson, Ph.D., Oxford Lasers, Ltd.
11:00 AM	BREAK IN EXHIBIT HALL		
	WLP Track	3D Track	Advanced Manufacturing Track
	Session 10: Advanced Package Processing	Session 11: Processing for Fan-Out	Session 12: Wafer & Panel Test/Metrology 2
11:30 AM	<b>Wafer Bonding System for Wafer-Level Packaging</b> David Gahan, Applied Microengineering Ltd.	<b>Processing and Memory Partitioning Enabled by Low Cost Flip-Chip Stacking</b> Fabian Hopsch, Fraunhofer EAS	<b>The Latest in XRF Coatings Analysis Equipment for Micro-Scale Semiconductor Packaging</b> Matt Kreiner, Hitachi High-Tech
12:00 PM	<b>Defect-Free Electroplating of High Aspect Ratio Through Silicon Vias: Optimization Accounting for Size and Aspect Ratio</b> Sridhar Narayanaswamy, Ph.D., Institute of High Performance Computing	<b>The Effect of Cu Target Pad Roughness on the Growth Mode and Void Formation in Electroless Cu Films</b> Sebastian Zarwell, Ph.D., Atotech Deutschland GmbH	<b>WLSCP Advanced Inspection Challenges and Solutions</b> Jay Pierre-Alexandre, Cohu
12:30 PM	<b>Heterogeneous Integration Solutions for HPC Application by Using FO-MCM Chip Last Platform</b> Pin-Jing Su, P.Eng., SPL	<b>Innovative Plating for Heterogeneous Integration</b> Richard Hollman, ASM NEXX	<b>High Speed Automated X-ray Inspection and Metrology for Advanced Packaging</b> Scott Jewler, SVXR, Inc.
1:00 PM	LUNCH		
	WLP Track	3D Track	Advanced Manufacturing Track
	Session 13: Advanced BE Wafer Process	Session 14: Processes for FOWLP	Session 15: Processes for FOWLP
2:00 PM	<b>Improved Semiconductor Device Reliability from Plasma Dicing</b> Richard Barnett, SPTS Technologies Ltd	<b>Solutions for Advanced Heterogeneous Integration and Fan-Out Processes</b> Doug Shelton, Canon USA	
2:30 PM	<b>Unique and Robust Technique of Warpage Elimination for FOWLP and FOPLP During Thermal Debonding</b> Debbie Claire Sanchez, P.Eng., ERS electronic GmbH	<b>Enabling Heterogeneous Integration for Next Generation Fan-Out Applications Using Full-Field Projection Scanning</b> Fabian Benthaus, SÜSS MicroTec	
3:00 PM	<b>Thermal Laser Separation (TLS) with Deep Scribe for Silicon Wafer Dicing</b> Christian Belgardt, 3D-Micromac AG	<b>Producing Vias in Photosensitive Polyimide Passivation Layers for Fan Out PLP Through the Integration of an Advanced Lithography System with a Novel Nozzle-Less Spray Coating Technology</b> Stuart Erickson, Ultrasonic Systems, Inc	
3:30 PM	BREAK IN EXHIBIT HALL		
4:00 PM	KEYNOTE: A Borderless Future for Electronic Interconnect Presenter: Tim Olson, Founder & CTO, Deca Technologies		
5:00 PM	Closing Comments		

### Thursday, October 24

<b>Professional Development Courses</b>	
Donner Pass Ballroom	Siskiyou Ballroom
8:30 AM	PDC1: Evolution from Basic to Advanced Fan Out John Hunt, ASE
1:30 PM	PDC3: Modeling Failure Modes for Chip Package Interactions and Package Level Reliability Gillad Sharon, Ph.D., ANSYS
	PDC4: Fan-Out Wafer/Panel-Level Packaging and Heterogeneous Integrations John Lau, Ph.D., Unimicron Technology Corporation