The Conference
   Special Events
   Tech Sessions
   Tutorials
   Sponsors
   Tech Committee

Register Now

Accommodations

Become an Exhibitor/Sponsor

Last Year

Marketing Tools


Platinum Sponsors:

Applied Materials


Deca Technologies

Invensas

SUSS MicroTec



Gold Sponsors:
EV Group

Nanium

Pac Tech USA

unisem



Silver Sponsor:

Johnstech

LB Semicon



Supported by:


MEMS Journal

MEPTEC

Roger Grace Associates

Yole Developpment

Call for Papers

International Wafer-Level Packaging Conference


The SMTA and Chip Scale Review are pleased to announce plans for the 11th Annual International Wafer-Level Packaging Conference and Tabletop Exhibition. This premier industry event explores leading-edge design, material, and process technologies being applied to Wafer-Level Packaging applications. There will be special emphasis on the numerous device and end product applications (RF/wireless, sensors, mixed technology, optoelectronics) that demand wafer level packaging solutions for integration, cost, and performance requirements.

The IWLPC Technical Committee would like to invite you to submit an abstract for this program. Abstract deadline has been extended to May 16, 2014.


The conference includes three tracks with two days of technical paper presentations covering: Wafer Level Packaging; 3-D (Stacked) Packaging; and MEMS Packaging. Also we will offer professional development courses.

Wafer Level Packaging:
  • Wafer Level Chip Scale Packaging (WLCSP)
  • Flip Chip Bumping
  • Fan-Out and Redistribution
  • Wafer and Device Cleaning
  • WL-Enabled Devices
  • Nanotechnology
  • Quality, Reliability, and COO

    MEMS Packaging:
  • MEMS Processes and Materials
  • MEMS Design Tools or Methods
  • Nano-MEMS and Bio-MEMS
  • MOEMS Integration
  • Lab-on-Chip
  • MEMS Integration and Interconnects
  • RF/wireless, sensors, mixed technology, optoelectronics
  • 3-D Package Integration:
  • 3D WLP
  • Thru Silicon Vias (TSV)
  • Silicon Interposers
  • Stacking Processes (W2W, D2W, D2D)
  • IC Packaging Substrate
  • Embedded Die and Passives
  • Modeling & Simulation Tools and Methods
  • TSV Integration: FEOL vs BEOL
  • Chip to Chip Optical Connection


  • If you would like to present at this conference, please submit a 200-300 word abstract by May 16th, 2014. Please include a title, author name, and contact information with your abstract.
    Note that technical papers are required and will be due August 22, 2014.

    For more information on the conference, exhibition, or sponsorship opportunities, please contact Patti Coles at 952-920-7682 or to patti@smta.org.






    Home | Top
    Organized by SMTA and ChipScale Review


    Copyright © 1999-2014 SMTA and Chip Scale Review, All rights reserved.
    Reproduction in whole or in part without permission is prohibited.

    SMTA Headquarters - 5200 Willson Road, Suite 215, Edina, MN 55424 - Phone 952.920.7682 - Fax 952.926.1819
    Chip Scale Review - PO Box 9522, San Jose, CA 95157 - Phone 408.429.8585 - Fax 408.429.8605