



15th Annual  
**International Wafer-Level Packaging  
Conference & Exhibition**

***“DRIVING AN INTERCONNECTED WORLD”***

**October 23-25, 2018  
San Jose, California, USA**

**[www.iwlpc.com](http://www.iwlpc.com)**

Conference: October 23-24

Exhibits: October 23-24

Courses: October 25

Organized by



**SMTA**

and

**Chip Scale Review<sup>®</sup>**

ChipScaleReview.com

The Future of Semiconductor Packaging

Supported by



**IEEE  
ELECTRONICS  
PACKAGING  
SOCIETY**

# Welcome to the 15th Annual International Wafer-Level Packaging Conference!

IWLPC brings together the semiconductor industry's most respected authorities addressing all aspects of Wafer-Level Packaging, 3D and Advanced Manufacturing and Test.

## Conference Chair

Curtis Zwenger, *Amkor Technology, Inc.*

## Technical Chair

Chris Scanlan, *Deca Technologies, Inc.*

## Executive Team

Tanya Martin, *SMTA*

Jenny Ng, *CMP, SMTA*

Lawrence Michaels, *Chip Scale Review*

Kim Newman, *Chip Scale Review*

## 3D Integration Track

Laurette Nacamulli, *Dow Chemical Co.*, Chair

Peter Ramm, Ph.D., *Fraunhofer EMFT*, Co-Chair

Arun Aiyer, Ph.D., *Rudolph Technologies*

Brian Bircumshaw, *exo-imaging*

Sam Gu, Ph.D., *Huawei R&D USA*

David Hiner, *Amkor Technology, Inc.*

John Lau, Ph.D., *ASM Pacific Technology*

Anup Pancholi, *Intel*

Herb Reiter, *eda 2 asic Consulting, Inc.*

Jeremy Theil, *XPERI/Invensas*

Dimitrios Velenis, *imec*

Seung Wook Yoon, Ph.D., MBA, *STATS ChipPAC*

## Wafer-Level Packaging Track

Saurabh N. Athavale, Ph.D.,

*Maxim Integrated Products*, Chair

Tom Strothmann, *Kulicke & Soffa Industries*, Co-Chair

Vivek Dutta, Ph.D., *EMD Performance Chemicals*

Jie Gong, Ph.D., *KLA-Tencor*

Jan Vardaman, *TechSearch International, Inc.*

Marion Volpert, *CEA Leti*

Steven Xu, *Qualcomm*

## Advanced Manufacturing and Test

Shekar Krishnaswamy, *Applied Materials*, Chair

Ira Feldman, *Feldman Engineering Corp.*, Co-Chair

Dale Gee

Habib Hichri, Ph.D., *SÜSS MicroTec Inc.*

Gerard John, *Amkor Technology*

John Lannon, Ph.D.,

*Micross Advanced Interconnect Technology LLC*

Subhasis Mukherjee, Ph.D., *SanDisk*

Garrett Oakes, *EV Group*

Join industry leaders, technologists and innovators at the 15th Annual International Wafer-Level Packaging Conference & Exhibition (IWLPC). Held in San Jose, CA, the IWLPC continues to be the premier semiconductor packaging conference and exhibition focused on wafer-level packaging. This year's conference theme, "Driving an Interconnected World," emphasizes the growing importance of advanced wafer-level interconnect technologies to enable advanced system-level packaging solutions for applications such as automotive, communications, and high-performance computing.

The IWLPC provides a dynamic environment for learning, networking and technical exchange. This year's conference comprises three major parts: the technical program, the courses, and the technology exhibition. The technical program has three parallel tracks with two full days of presentations on wafer-level packaging, 3D integration, and advanced manufacturing technologies. We'll be building on the success of last year's conference, which was recognized as the strongest IWLPC technical program to date.

IWLPC will also feature three keynote talks by leaders in the industry: Douglas C.H. Yu, Ph.D., TSMC ("Growth of WSI and Wafer Foundry with Moore's Law and More than Moore, and Vice Versa"); Walden Rhines, Ph.D., Mentor, a Siemens Business ("Monolithic vs. Heterogeneous Packaging: Where Does the Future Lie?"); and Veer Dhandapani, Ph.D., NXP Semiconductors ("Interconnected World and the Automotive Paradigm"). In addition, Jan Vardaman and Tanja Braun, Dr.-Ing., will moderate a panel discussion entitled, "What is the Sweet Spot for Large Area (Panel) Packaging?" Four Professional Development Courses will be offered. We look forward to seeing you this October in San Jose, California. Let's have another great IWLPC!

- Curtis Zwenger, *Amkor Technology, Inc.*  
IWLPC General Chair
- Chris Scanlan, *Deca Technologies, Inc.*  
IWLPC Technical Chair

The Conference and Exhibition is co-produced by the SMTA, the premier global organization for electronics assembly, and *Chip Scale Review*, the leading global industry publication for the semiconductor packaging community.

## **“DRIVING AN INTERCONNECTED WORLD”**

### **3D Integration Track**

Since the mid 2010's, 3D integration technologies are well-accepted approaches for fabrication of high-performance memory-enhanced products, explicit stacked DRAMs, which are in high volume production at Samsung, Hynix and Micron. 3D integrated devices are today in most mobiles and so finally, after more than three decades of R&D, 3DIC Integration has arrived in the electronic industry! On the other hand, there is still no high volume memory-on-logic production. Major issue is the high cost of corresponding sophisticated 3DIC processes, but another reason for postponing the introduction of 3D memory-on-logic is the big success of TSV interposer technology. On top of the memory-enhanced product developments, industrial consortia have been targeting on 3D integration as a key technology for heterogeneous IC/MEMS products, demanding smart system integration rather than extreme high-interconnect densities (a.o. the European e-BRAINS platform). In general, heterogeneous integration technologies are being developed for functional diversification systems, for example, integration of CMOS with other devices, such as analog/RF, solid state lighting, HV power, passives, sensors/actuators, chemical and biological sensors and bio-medical devices. This heterogeneous integration started with system-in-packaging technology, and is expected to evolve into 3D heterogeneous integration. Besides the application of TSV processes, the key technology in order to achieve high reliability is low temperature die/wafer bonding based on robust processes such as SLID/TLP, oxide-oxide and Cu/oxide hybrid bonding. Many R&D activities worldwide are focusing today on 3D heterogeneous integration for novel functionalities. The multitude of abstracts submitted to the 2018 IWLPC is evidence of the vast activities and interest on the subject matter. The 3D Integration sessions intend to bring you a sample of these advances in 3DIC, TSV interposer technology, 3D heterogeneous integration, temporary wafer bond (TWB) processing, among others.

### **Advanced Manufacturing and Test Track**

The Advanced Manufacturing and Test Track is devoted to manufacturing challenges and solutions. Wafer level packaging (WLP) and many other advanced packaging technologies are now in high-volume manufacturing (HVM) wherein the productivity challenges are different from the challenges of research and development (R&D). Through innovation, integrated circuit (IC) manufacturers and equipment manufacturers have been able to overcome many of these challenges as new packaging technologies have been commercialized as new products have been introduced. This track will showcase these solutions which have been categorized into the following sessions: process and equipment improvements, new methods and materials, and measurement and test strategies. Attendees to the presentations in this track will benefit from the experiences and solutions shared by end-customers and manufacturers alike.

### **WLP Track**

Wafer-Level Packaging (WLP) in its standard form has been a commonly used package in many applications ranging from handheld mobile to telecom, owing to its form and cost factor. Due to WLP's virtues of simplicity, high performance and adaptability – industry is pushing the WLP envelope further with latest development in the field of Fan Out WLP. This track covers IWLPC theme and industry trend by focusing on key areas of development in Reliability, Packaging, Process & Metrology and Scaling (Manufacturing).

### **Professional Development Courses**

On Thursday, October 25, we will have professional development courses given by instructors who are pre-eminent authorities in their fields. Each course represents an outstanding opportunity to meet with your peers in a relaxed atmosphere for an intensive course mentored by an expert.

### **Exhibition**

On October 23-24, the IWLPC will present more than 60 exhibiting companies-many which are the leaders in the semiconductor packaging and test industry. Attendees will be able to see the latest products and discuss a broad range of services in an interactive environment.

The International Wafer-Level Packaging Conference has become one of the premier forums focused in three key technology areas:  
Wafer-Level Packaging, 3D and  
Advanced Manufacturing and Test.

# SESSIONS AT A GLANCE: Tuesday, October 23

7:00am	REGISTRATION OPENS		
8:00am	CONTINENTAL BREAKFAST – Bayshore Ballroom		
8:45am	OPENING COMMENTS – Oak Ballroom (2nd Floor) Conference Chair: Curtis Zwenger, Amkor Technology, Inc.		
9:00am	KEYNOTE ADDRESS: Growth of WLSI and Wafer Foundry with Moore's Law and More-Than-Moore and Vice Versa Douglas C.H. Yu, Ph.D., Vice President, Research & Development, Taiwan Semiconductor Manufacturing Company (TSMC)		
10:00am	REFRESHMENT BREAK Exhibit Hall		
	<b>WLP Track</b> 10:30am-12:30pm (Oak) Session 1: Package Reliability and Performance	<b>3D Track</b> 10:30am-12:30pm (Pine) Session 2: Processing Technologies	<b>Advanced Manufacturing and Test Track</b> 10:30am-12:30pm (Cedar) Session 3: Design & Characterization
10:30am	<b>Board Level Reliability Study of Next Generation Large Die Wafer Level Chip Scale Package Structures</b> Timo Henttonen, <i>Microsoft</i>	<b>Models for Improved Electroplating of TSV in 3DIC</b> Sridhar Narayanaswamy, Ph.D. <i>Institute of High Performance Computing</i>	<b>Test Methods and Parameters to Interpret Wafer Level Packaging's Workability and Reliability</b> SeungYong Yang, <i>Samsung SDI</i>
11:00am	<b>Chip Board Interaction Analysis of 22FDX® Wafer Level Packaging and its Potential for System in Package Applications</b> Jae Cho, <i>GlobalFoundries</i>	<b>Wave Front Phase Imaging of Wafer Warpage</b> Jan Gaudestad, <i>Wooptix</i>	<b>A Practical Guide for First-Time FOWLP Design Success</b> Keith Felton <i>Mentor, a Siemens Business</i>
11:30am	<b>An Innovative Application of Fan-Out Packaging for Test &amp; Measurement-Grade Products</b> Barrett Poe, <i>Keysight Technologies</i>	<b>High Density and High Bandwidth Chip-to-chip Connections with 20µm Pitch Flip-chip on Fan-Out Wafer Level</b> Arnita Podpod, <i>imec</i>	<b>High Speed 3D Inspection of Advanced Package Interconnect Uniformity</b> John Schaefer, <i>Rudolph Technologies</i>
12:00pm	<b>Wafer-Level Fan-Out for High-Performance, Low-Cost Packaging of Monolithic RF MEMS/CMOS</b> Rameen Hadzadeh, <i>WiSpry</i>	<b>Fabrication of a High Precision Magnetic Position Sensor based on a Through Silicon Via First Approach</b> Zai Zoschke, <i>Fraunhofer IZM</i>	<b>Design Trends and Challenges of Advanced Wafer-Level Manufacturing and Fanout</b> Bill Acito, <i>Cadence Design Systems</i>
12:30pm	LUNCH BREAK		
1:45pm	KEYNOTE ADDRESS: Monolithic versus Heterogeneous Packaging: Where Does the Future Lie? Walden Rhines, Ph.D., President and Chief Executive Officer, <i>Mentor, a Siemens Business</i>		
	<b>WLP Track</b> 3:00pm-4:30pm (Oak) Session 4: Advancements in WLP Integration Technology	<b>3D Track</b> 3:00pm-4:30pm (Pine) Session 5: Advanced Technologies	<b>Advanced Manufacturing and Test Track</b> 3:00pm-4:30pm (Cedar) Session 6: New Methods & Materials
3:00pm	<b>Advanced Packaging Fabrications and Die Assembly for Large Surface Interconnects</b> Nohora Caicedo, <i>CEA Leti</i>	<b>Advanced RF Packaging Technology Trends, from WLP to 3D integration toward 5G and mmWave Application</b> Stéphane Elisabeth, Ph.D. <i>System Plus Consulting</i>	<b>Advancing Advanced Process Control in Backend Factories</b> Ben Williams, <i>Applied Materials</i>
3:30pm	<b>Fan-Out Wafer Processing in the High Density Packaging Era</b> David Butler, <i>SPTS Technologies Ltd.</i>	<b>Antenna Integration Technologies for 5G Car-application</b> Andy Heining, <i>Fraunhofer, EAS</i>	<b>Market Trend of Temporary Wafer Bonding Solution as an Enabler in Advanced Packaging</b> Jay (Ji) Cheng, Ph.D., <i>Intel Corporation</i>
4:00pm	<b>Heterogeneous Integration Challenges within Wafer Level Fan-Out SiP for Wearables and IoT</b> Eoin O'Toole, <i>Amkor Technology Portugal, S.A.</i>	<b>Comparative Study of 3D Package Configurations in Power Delivery and Thermal Perspective</b> Heeseok Lee, <i>Samsung Electronics</i>	<b>Fine RDL Formation Using Alternative Patterning Solution for Advanced Packaging</b> Habib Hichri, Ph.D., <i>SÜSS MicroTec Inc.</i>
4:30pm	NETWORKING RECEPTION		
6:00pm	ADJOURN		

# SESSIONS AT A GLANCE: Wednesday, October 24

7:00am	REGISTRATION OPENS		
8:00am	CONTINENTAL BREAKFAST – Bayshore Ballroom		
9:00am	KEYNOTE ADDRESS: <b>Interconnected World and the Automotive Paradigm</b> Veer Dhandapani, Ph.D., Head of Automotive Packaging, NXP Semiconductors		
10:00am	REFRESHMENT BREAK Exhibit Hall		
	<b>WLP Track</b> 10:30am-12:30pm (Oak) Session 7: Wafer Level Fan-Out Process & Metrology	<b>3D Track</b> 10:30am-12:30pm (Pine) Session 8: Processing & Materials	<b>Advanced Manufacturing and Test Track</b> 10:30am-12:30pm (Cedar) Session 9: Process & Technology
10:30am	<b>Advanced Packaging Metrology and Lithography that Overcomes FOWLP/ FOPLP Die Placement Error</b> Keith Best and Mike Marshall <i>Rudolph Technologies</i>	<b>Improve Control Amidst Die Shrink, 3D Package Complications</b> Matt Wilson, <i>Rudolph Technologies</i>	<b>Thermal Debonding and Warpage Adjust of FOWLP – A Crucial Step in the Evolution of Advanced Packaging?</b> Klemens Reitingner, <i>ERS</i>
11:00am	<b>Optical Run-Out Correction for Improved Lithography Overlay Accuracy for FOWLP Applications</b> Markus Arendt <i>SUSS MicroTec Photonic Systems Inc.</i>	<b>Reducing the Cost of Applying Ultra-Thin, Package Level EMI Shield Coatings</b> Stuart Erickson, <i>Ultrasonic Systems, Inc.</i>	<b>Degas Module Thermal Architecture, Variable Wafer Delays, and Throughput, Productivity, and Consistency in Fan-Out Packaging Barrier/Seed Layer PVD</b> Paul Werbaneth, <i>Intevac, Inc.</i>
11:30am	<b>The Effective Solution for Wafer-Level Package Warpage Control by Low Temp Curable WLP Granule &amp; Powder Encapsulation Materials</b> Junghwa Kim, <i>Samsung SDI</i>	<b>Plasma Deposited Hydrophobic Silicone Multilayer Polymeric Coating</b> Abe Ghanbari, <i>Semblant</i>	<b>Significant Advancement in Laser Ablative Release Layer Material Design Enabling Low-Energy and Low-Residue Debond</b> Luke Prenger, <i>Brewer Science</i>
12:00pm	<b>Exposed Die Fan-Out Wafer Level Packaging by Transfer Molding</b> Henk Wensink, <i>BESI Netherlands BV</i>	<b>Enabling Reliability of 3D TSV Advanced Packages with Non-Conductive, Pre-Applied Underfill Film Material</b> Jie Bai, Ph.D., <i>Henkel Electronics Materials</i>	<b>Failure Relief in FOWLP Polymer Layers</b> Robert Hubbard, Ph.D., <i>Lambda Technologies, Inc.</i>
12:30pm	LUNCH BREAK		
	<b>WLP Track</b> 1:30pm-3:30pm (Oak) Session 10: Panel Level Fan-Out Packaging	<b>3D Track</b> 1:30pm-3:30pm (Pine) Session 11: Wafer Bonding Applications	<b>Advanced Manufacturing and Test Track</b> 1:30pm-3:30pm (Cedar) Session 12: Process & Technology II
1:30pm	<b>Recent Developments in Panel Level Packaging</b> Tanja Braun, Dr.-Ing., <i>Fraunhofer IZM</i>	<b>Development of Low Temperature Direct Bond Interconnect Technology for Die-to-Wafer and Die-to-Die Applications – Stacking, Yield Improvement, Reliability Assessment</b> Guilian Gao, Ph.D., <i>XPERI/Invensas</i>	<b>Spin vs. Spray Coating Techniques for Advanced Packaging</b> Sai Sarath Reddy Kamana <i>Rochester Institute of Technology</i>
2:00pm	<b>Fabrication of Redistribution Structure Using Highly Reliable Photosensitive Polyimide for Fan Out Panel Level Packages</b> Hitoshi Araki, Ph.D., <i>Toray Industries</i>	<b>Temporary Bonding and the Challenge of Cleaning Post Debond</b> Laura Maurer <i>Veeco Precision Surface Processing</i>	<b>The Road to Wafer-On-Wafer (WOW) High Volume Manufacturing (HVM)</b> Boris Kesil, <i>Quartet Mechanics</i>
2:30pm	<b>Overcoming Critical Scaling Challenges in Fine Line RDL Lithography and Plating Processes at Panel Scale</b> Robert Moon, <i>TEL NEXX</i>	<b>The Development of a Thermo Compression Flip Chip Bonding Process Optimized for 3D Die Stacking</b> Dev Gupta, <i>APSTL</i>	<b>An Effective Method to Improve Productivity Performance</b> Quor Hahn Leong, <i>Applied Materials</i>
3:00pm	<b>Study of Fine Pitch RDL First FO-PLP/WLP</b> Keisuke Nishido, <i>Hitachi Chemical</i>	<b>Collective Bonding for Heterogeneous Integration in Advanced Packaging</b> Thomas Uhrmann, <i>EV Group</i>	<b>Advanced eWLB (embedded Wafer Level Ball Grid Array) Solutions for mmWave Applications</b> SW Yoon, <i>STATS ChipPAC</i>
3:30pm	NETWORKING BREAK Exhibit Hall		
4:00pm	<b>PANEL DISCUSSION: What is the Sweet Spot for Large Area (Panel) Packaging?</b> Moderators: E. Jan Vardaman, <i>TechSearch International, Inc.</i> Tanja Braun, Dr.-Ing., <i>Fraunhofer IZM</i>		
5:00pm	CLOSING COMMENTS		

Course#	Instructor	Day/Time	Topic
PDC1	John Hunt, ASE	Thursday, October 25 8:30am-12:00pm	Fan Out Packaging Technology Evolution
PDC2	Gil Sharon, DfR Solutions	Thursday, October 25 8:30am-12:00pm	Modeling Failure Modes for Chip Package Interactions and Package Level Reliability
PDC3	John Lau, ASM	Thursday, October 25 1:30pm-5:00pm	Fan-Out Wafer/Panel-Level Packaging for 3D IC Heterogeneous Integration
PDC4	Jeffrey Gotro, Ph.D., InnoCentrix, LLC	Thursday, October 25 1:30pm-5:00pm	Polymers and Processes Used in Wafer Level Packaging

## Thursday, October 25

8:30am-12:00pm | San Carlos Room



### PDC1

#### Fan Out Packaging Technology Evolution

John Hunt, ASE

#### Overview

This course will review how the integration of a wide variety of packaging technologies, wafer level processing, substrate evolution and Flip Chip packaging structures have come together into 2D and 3D Fan Out packages. It will further explore the higher levels of integration and sophistication using Fan Out as a basic manufacturing technology, describing the evolving functionality and complexity achieved by combining low cost materials and innovative process flows. By using such combinations of tools and processes, the resulting packages are evolving into increasingly complex structures for both low density mobile and higher density server applications.

#### Who Should Attend?

Engineers, managers, and purchasing individuals who want to understand the basics and variety of options available using Fan Out packaging technologies.

8:30am-12:00pm | San Martin Room



### PDC2

#### Modeling Failure Modes for Chip Package Interactions and Package Level Reliability

Gil Sharon, DfR Solutions

#### Overview

This course will cover prediction methodologies for flip chip die and package level reliability. The mechanical process for several failure modes will be discussed with examples of die cracking, bump fatigue, white bump, package warpage, board level reliability and microvia failures. Modeling methodologies for each of the failure modes will be shown. Possible mitigation strategies and options at the package level will be explored. The physical and mechanical processes of attaining reliability are an integral part of this course. Participants are expected to have a basic knowledge of BGA, QFN and Package-on-Package structures. Participants should also be familiar with finite element modeling and analysis methods.

#### Who Should Attend?

This course is directed towards the fabless semiconductor manufacturing segment. Participants should be involved in design, manufacturing or purchasing of flip chip packaging services. This course will be especially helpful to device manufacturers and designers.

1:30pm-5:00pm | San Carlos Room



### PDC3

#### Fan-Out Wafer/Panel-Level Packaging for 3D IC Heterogeneous Integration

John Lau, Ph.D., *ASM Pacific Technology*

#### Overview

Because of the drive of Moore's law, SoC (system-on-chip) has been very popular in the past 10+ years. Unfortunately, the end of Moore's law is fast approaching and it is more and more difficult and costly to reduce the feature size (to do the scaling) to make the SoC. Heterogeneous integration contrasts with SoC. Heterogeneous integration uses packaging technology to integrate dissimilar chips with different functions into a system or subsystem. For the next few years, we will see more implementations of a higher level of heterogeneous integration, whether it is for time-to-market, performance, form factor, power consumption or cost. Fan-out wafer-level packaging (FOWLP) has been getting lots of tractions since TSMC used their FOWLP to package the application processor for the iPhone 7. In this lecture, the following topics will be presented and discussed. Emphasis is placed on the latest developments of these areas in the past three years. Their future trends will also be explored.

#### Who Should Attend?

Students, engineers, and managers involved with any aspect of the electronics and optoelectronic industry, you should attend this course. It is equally suited for R&D professionals and scientists.

1:30pm-5:00pm | San Martin Room



### PDC4

#### Polymers and Processes Used in Wafer Level Packaging

Jeffrey Gotro, Ph.D., *InnoCentrix, LLC*

#### Overview

The course will provide an overview of polymers and the important structure-property-process-performance relationships for polymers used in wafer level packaging. The main learning objectives will be: 1) understand the types of polymers used in wafer level packages, including underfills (pre-applied and wafer applied), mold compounds, and substrate materials 2) gain insights on how polymers are used in Fan Out Wafer Level Packaging, specifically mold compounds and polymer redistribution layers (RDL) 3) learn the key polymer and processes challenges in Fan Out Wafer Level Packaging.

#### Who Should Attend?

Packaging engineers involved in the development, production, and reliability testing of electronic packages would benefit. Those interested in gaining an understanding of the role of polymers and polymer-based processes used in wafer level packaging will also find this short course valuable.

Visit  
[www.iwlpc.com](http://www.iwlpc.com)  
to register today!



# Special Events

Tuesday, October 23



**Keynote Address**  
**Growth of WLSI and Wafer Foundry with Moore's Law and More-Than-Moore, and Vice Versa**

9:00am-10:00am, Oak Ballroom

Douglas Yu, Ph.D.  
Vice President, Research & Development  
*Taiwan Semiconductor Manufacturing Company (TSMC)*

## Overview

Douglas C.H. Yu is a Vice President of TSMC R&D in charge of advanced interconnect and packaging technology development. He pioneered and delivered WLSI (Wafer-Level-System-Integration) technology platform, which includes 3DIC/TSV (CoWoS®), Integrated Fan Out Wafer-Level-Packaging (InFO) and advanced WL-CSP, for system integration of wide range products. Prior to that, Doug was responsible for the development and of industry's first advanced on-chip Cu/Low-K interconnects at TSMC's 0.13 micron technology node. He received Ph.D. degree on Materials Science and Technology from Georgia Institute of Technology. He has numerous publications and granted more than 500 US patents. Doug is an IEEE Fellow.



**Keynote Address**  
**Monolithic versus Heterogeneous Packaging: Where Does the Future Lie?**

1:45pm-2:45pm, Oak Ballroom

Walden Rhines, Ph.D.  
CEO & President  
*Mentor, a Siemens Business*

## Overview

Cost, risk, and the limitations of monolithic scaling are driving the growth of multi-die (heterogeneous) advanced IC packaging solutions. The integration of different functions into a highly optimized, yet variant-capable device is attractive to markets such as automotive, industrial IoT, and aerospace & defense, whose applications often do not have the quantities to justify the cost of a SoC implementation. Although system-in-package (SiP) has been around for some years and is well proven, the advent of high-density advanced packaging (HDAP) designs has stimulated the development of new tools and processes that can address such verification challenges as overall device connectivity, timing, functional verification, and thermal/stress analysis.

Wednesday, October 24



**Keynote Address**  
**Interconnected World and the Automotive Paradigm**

9:00am-10:00am, Oak Ballroom

Veer Dhandapani, Ph.D.  
Head of Automotive Packaging  
*NXP Semiconductors*

## Overview

Innovations in the automotive industry today are synonymous with technological advances not only in automotive domains such as electric power, braking etc. but also in mobile, home, office electronics and their applications to the automobiles we drive. Energy efficiency, the seamless connected car and advanced driver assist systems are the dominant trends driving the integration of highly innovative electronics in cars. This presentation will discuss how these technologies merge to serve the pilots of these advanced machines and the unique challenges that unifying these diverse domains provide. Meeting reliability, vehicle and functional safety as well as security requirements that the above trends dictate will be the focus of this presentation. These challenges are constantly evolving, especially as automotive electronics take advantage of the benefits of silicon scaling and incorporate leading edge nodes earlier than ever before. NXP Semiconductors, as the #1 Global Automotive supplier, is ideally poised to understand the needs of the automotive market and produce innovations with collaborative partners and suppliers. In addition to discussing the challenges, some of the unique solutions that NXP offers will also be discussed.



**Panel Discussion**  
**What is the Sweet Spot for Large Area (Panel) Packaging?**

4:00pm-5:00pm, Oak Ballroom

Moderators: E. Jan Vardaman  
President and Founder  
*TechSearch International, Inc.*





Tanja Braun, Dr.-Ing.  
Head of Group AET  
*Fraunhofer IZM*

## Overview

Fan-out Wafer Level Packaging has found widespread use in applications ranging from automotive and high-performance systems to mobile and consumer applications. A multitude of formats have been developed and moved into production. As with any package format, there is a quest for lower cost, and FO-WLP is no exception. Panel-level options are measured against wafer-level packaging and yield achievements. Until now the sweet spot for PLP is not really defined concerning target applications, integration density, panel size, lines and spaces, number of layers and yield. The topic on the sweet spot for PLP will be discussed with key players from the industry.





# 2018 Exhibition October 23 & 24

## Four Reasons Your Company Should Exhibit at IWLPC!

1. Reach a focused international audience
2. Generate exposure in this highly competitive marketplace
3. Share new products and concepts in the market
4. Enhance relationships with existing customers and generate new leads

### Exhibition:

Tuesday, October 23 | 10:00am-4:30pm

Wednesday, October 24 | 10:00am-4:00pm

### Exhibition Reception:

Tuesday, October 23 | 4:30pm-6:00pm

### What's Included:

- 8'x10' Pipe & Draped Booth or 6' Table Top
- Complimentary Lunch Each Day
- Refreshment Breaks
- Networking Reception
- Show Directory Listing
- Company Sign
- IWLPC Electronic Proceedings
- One Conference Pass (a \$700 value)

### Cost:

8'x10' Booth: \$1,700

6' Table Top: \$1,300

*Don't miss your chance to exhibit, sells out early each year!*

## Attend the Exhibition for FREE!

- Enjoy FREE refreshments and one-on-one networking with the industry's premier supplier companies.
- You don't need a conference pass to attend the exhibition, register online today!

Register at [www.iwlpc.com](http://www.iwlpc.com)

## Interested in exhibiting?

Visit [www.iwlpc.com](http://www.iwlpc.com) and click on **Exhibitor Info Tab**.

## 2018 IWLPC Exhibitors

As of August 6, 2018

*\*\*indicates sponsors*

AEHR Test Systems  
 AEMtec GmbH  
 AI Technology  
 \*\*Akrometrix LLC  
 \*\*Amkor Technology, Inc.  
 \*\*Applied Materials, Inc.  
 Art Conversion Software Inc./Mango  
 ASM AMICRA  
 Microtechnologies GmbH  
 Axus Technology  
 BESI North America, Inc.  
 Cadence Design Systems, Inc.  
 \*\*Camtek USA, Inc.  
 Canon USA, Inc.  
 Chip Scale Review  
 cyberTECHNOLOGIES USA  
 EMS  
 \*\*EV Group  
 Evatec AG  
 Filmetrics  
 Fintech/Martin  
 Fraunhofer IZM  
 FRT of America  
 IMAT Inc.  
 Indium Corporation  
 Kurdex Corporation  
 \*\*KYEC USA  
 \*\*LB Semicon, Inc.  
 Lintec of America, Inc.  
 Mentor, a Siemens Business  
 \*\*Micross  
 Mühlbauer, Inc.  
 \*\*Nanotronics  
 nepes Corporation  
 Neutronix Quintel  
 Nikon Metrology, Inc.  
 OAI Lithography  
 \*\*PacTech USA Inc.  
 Plasma-Therm, LLC  
 Practical Components Inc.  
 Pure Technologies  
 Quartet Mechanics  
 SETNA  
 \*\*SHENMAO America, Inc.  
 Smiths Interconnect  
 Sonoscan, Inc.  
 \*\*SPTS Technologies  
 STATS ChipPAC  
 Superior Silica  
 \*\*SÜSS MicroTec Inc.  
 System Plus Consulting  
 TAIYO Ink Mfg Co., Ltd.  
 Teradyne Inc.  
 Toray International America Inc.  
 Unisem  
 \*\*XPERI/Invensas  
 Yield Engineering Systems, Inc.  
 YINCAE Advanced Materials, LLC  
 YXLON  
 Zuken, Inc.

# Registration & Pricing

## Technical Conference Package

Your \$700 conference fee includes: Technical Sessions, Proceedings, Exhibits and Reception Access, and Lunch each day. Register early to receive discounted pricing.

## Single Day Registration

Your \$450 fee includes all sessions of your choice on Tuesday, October 23 or Wednesday, October 24, exhibits, lunch and proceedings.

## Courses

There will be one day of Professional Development Courses conducted by several of the most respected individuals in their fields. The fee of \$250 includes one half-day course, handout materials and refreshments during breaks.

## Proceedings

Proceedings are complimentary with one-or two-day registrations. The cost for additional proceedings is \$300. Proceedings to be sent electronically.

## Send Four, Pay for Three!

Your company can save over \$700 by sending four attendees to the IWLPC. All registrants must be from the same company and must register at the same time. These rates are not available online. Contact Jenny Ng at 952-920-7682 and save!

## Cancellations

If for any reason you should need to cancel a registration, there will be a \$100 processing fee if received by September 28. After September 28, all registrations are final and refunds will not be issued; you may transfer your registration to a colleague. All requests must be in writing.

## Early Registration Discount

The full conference, single day and course registration fees will increase by \$100 after **September 28**. Register early to take advantage of the discount. This discount may not be combined with the student discount.

## Discounted Hotel Rates

The IWLPC has made arrangements with our host hotel, the DoubleTree San Jose, to reserve a block of rooms for conference attendees at a special rate of only \$229/night. Reservations must be made before September 28. We recommend booking early as the room block is expected to sell out. Please reference IWLPC to receive these rates. The hotel's phone number is 1-408-437-2186.

## 2018 SPONSORS

### PLATINUM SPONSORS



### GOLD SPONSORS



### SILVER SPONSOR



## Thank You to Our Supporters



15th Annual

# International Wafer-Level Packaging Conference & Exhibition

October 23-25, 2018 DoubleTree Hotel, San Jose, CA USA

Conference: October 23-24 Exhibits: October 23-24 Courses: October 25

Dr.  Mr.  Ms. Name \_\_\_\_\_

Job Title \_\_\_\_\_

Company \_\_\_\_\_ MS \_\_\_\_\_

Address \_\_\_\_\_

City \_\_\_\_\_ State/Province \_\_\_\_\_ Zip \_\_\_\_\_

Country \_\_\_\_\_

Phone \_\_\_\_\_ Fax \_\_\_\_\_

Email \_\_\_\_\_

## How to Register



Online at  
[www.iwlpc.com](http://www.iwlpc.com)



By phone with  
credit card  
952-920-7682



By mail with payment to:  
IWLPC/SMTA  
6600 City West Parkway, Suite 300  
Eden Prairie, MN 55344

## Register me for:

**Conference and course fees will increase by \$100 after September 28.**

- Tabletop Exhibition Attendee . . . . . Free
- Technical Conference Package . . . . . \$700
- Technical Conference Speaker Rate . . . . . \$400
- Technical Conference, Tuesday Only . . . . . \$450
- Technical Conference, Wednesday Only . . . . . \$450
- PDC1: Fan Out Packaging Technology Evolution . . . . . \$250
- PDC2: Modeling Failure Modes for Chip Package Interactions and Package Level Reliability . . . . . \$250
- PDC3: Fan-Out Wafer/Panel-Level Packaging for 3D IC Heterogeneous Integration . . . . . \$250
- PDC4: Polymers and Processes Used in Wafer Level Packaging . . . . . \$250
- Conference Proceedings (sent electronically) . . . . . \$300

**TOTAL \$** \_\_\_\_\_

Check enclosed (\$USD) – **OR** –  MC  VISA  AMEX

Name on Card \_\_\_\_\_

Billing Address \_\_\_\_\_

City \_\_\_\_\_ State \_\_\_\_\_ Zip \_\_\_\_\_ Country \_\_\_\_\_

Card Number \_\_\_\_\_ Expiration Date \_\_\_\_\_

Signature \_\_\_\_\_ Security Code \_\_\_\_\_



c/o SMTA  
6600 City West Parkway  
Suite 300  
Eden Prairie, MN 55344

PRESORTED  
STANDARD  
US POSTAGE PAID  
TWIN CITIES, MN  
PERMIT NO. 28788

15th Annual  
**International Wafer-Level Packaging  
Conference & Exhibition**

***"DRIVING AN INTERCONNECTED WORLD"***



**October 23-25, 2018 | San Jose, California, USA**